Abstract
Introduction
The approach has two advantages over other logic and parametric testing methods. First, by analyzing small signal variations in the transient waveforms, TSA can detect the presence of defects at test points that are not on logic signal propagation paths from the defect site. This is possible because of the device coupling mechanisms which include the resistive and capacitive coupling through the power supply and the wells, as well as parasitic capacitive and inductive coupling between conductors. The large signal variations of faults at defective nodes couple through adjacent conductors and produce small signal variations at test point nodes. The ability to detect defects without requiring their faults to be propagated to observation points improves the sensitivity of the device test and may reduce the test set generation size and complexity.
The second advantage of TSA is the use of multiple test point signals. By cross-correlating the signals measured simultaneously at different topological locations on the device, it is possible to distinguish between signal variations caused by process tolerances and those caused by defects. This is true because process tolerance effects tend to be global, causing signal changes on all test points of the device. In contrast, signal variations caused by a defect tend to be regional and more pronounced on test points closest to the defect site.
In this paper, we present the results of four hardware experiments conducted on devices with bridging and open drain defects. We demonstrate the regional and global signal variations that occur in the test devices by measuring the voltage transients at a set of test points located on probe pads on the surface of the die. We introduce Signature Waveforms or SWs as a means of capturing signal variations in both the time and frequency domain representations of the test point waveforms. We show that the fourier phase components of the frequency domain SWs posses better discriminatory information than the magnitude or time domain SWs.
The remainder of this paper is organized as follows. In Section 2, we present related research on device testing. Section 3 describes Signature Waveforms. Section 4 presents the results of hardware experiments conducted on devices with intentionally inserted bridging and open drain defects. Section 5 gives a summary and conclusions.
Background
Parametric device testing strategies [1] [2] are based on the analysis of a circuit's parametric properties, for example, propagation delay, magnitude of quiescent supply current or transient response. Parametric methods have been shown to be more effective than conventional logic based methods in detecting common types of CMOS defects [3] [4] . Many types of parametric tests have been proposed [5] but recent research interest has focused primarily on three types; I DDQ [6] , I DD [7] , and delay fault testing [8] [9] . I DDQ is based on the measurement of an IC's supply current when all nodes have stabilized to a quiescent value [10] . I DDQ has been shown to be an effective diagnostic technique for CMOS bridging defects, but is not applicable to all types of CMOS defects [11] . Recently, concerns have been raised over the applicability of IDDQ to deep sub-micron technologies [12] .
Several dynamic supply current I DD -based approaches have since been proposed [7] [13] [14] [15] [16] . In general, these I DD -based methods are not hampered by the slow test application rates and are not as sensitive to design styles as I DDQ , however, circuit size and topology are still factors that affect the defect resolution of these schemes. Also, these methods do not provide a means of accounting for process tolerances and are therefore subject to aliasing problems.
Alternatively, delay fault testing takes advantage of the fact that many CMOS defects cause a change in the propagation delay of signals along sensitized paths [4] . Difficulties with delay fault testing include the complexity of test generation and path selection [17] 
Experimental Design
In this section we present the results of several hardware experiments designed to demonstrate that it is possible to characterize ICs using time and frequency domain Signature Waveforms. We designed three versions of the ISCAS85 c432 benchmark circuit [29] , a version with intentionally inserted bridging defects, a version with intentionally inserted open drain defects and a defect-free version. Four devices of each version were fabricated at MOSIS using ORBIT's 2.0µm SCNA process. The defect-free devices were verified using both functional and Stuck-At The test points used in these experiments are labeled PRE-PAD and POST-PAD in Figure 3 .
The reader is directed to reference [30] for a discussion of the POST-PAD results. The PRE-PAD test points are 22 micron square Metal 2 pads placed on the output nodes of the gates driving the seven primarily outputs of the c432. Since the test points are driven directly by the core logic, variations introduced through coupling mechanisms in the I/O pads are reduced. Moreover, core logic test point measurements eliminate signal attenuation effects introduced by the I/O pad drivers. The measurements were taken at a probe station using a PicoProbe, model 12C, with a 100 FF and 1 MΩ load.
The TSA testing process involves applying a test vector sequence to the primary inputs (PIs)
of an IC and sampling the waveforms generated at the test points. Signature Waveforms extract only the variation that occurs between the test devices and the standard device. In each experiment four defect-free and four defective devices were tested. The same defect-free standard device was used in all experiments. behavior between these two sets of outputs suggests that this variation is due to a defect since it is different depending on the logic state of the test point.
Bridging and Open Drain Experiments
The second bridging experiment yielded similar results. The test sequence applied in the second experiment sensitized a path through both contact sites of a feedback bridging defect. The defect caused a significant delay in signal propagation along this path but did not cause a logic error. We reduced the frequency of the applied input stimulus to 1 MHz for this experiment. This allowed us to examine the transients generated as a single edge was propagated through the circuit under quiescent initial conditions, similar to the conditions of an impulse experiment. The 
Summary and Conclusions
We presented a new parametric testing method for digital integrated circuits called Transient Signal Analysis. In TSA, the transient signals of a device measured at multiple test points are used to detect defects. We introduced Signature Waveforms as a means of capturing signal differences between devices.
We used hardware experiments to demonstrate that defect detection was possible using the signals at test points that were not on logic signal propagation paths from the defect site. Similar to the stated advantages of I DDQ , the ability to detect defects without requiring their faults to be propagated to observation points may reduce test set size and complexity. We also showed that it was possible to distinguish between the variations caused by defects and those caused by process tolerances by correlating the Signature Waveforms measured at distinct topological locations on the device. This attribute improves the accuracy of the test by reducing the number of false positive and false negative defect detections.
We introduced bridging and open drain defects into multiple versions of the ISCAS85 c432 circuit specification. The Signature Waveforms of four hardware experiments were analyzed in both the time and frequency domain. We demonstrated that the phase SWs were more useful than the time and magnitude SWs in providing a means of discriminating between the defectfree and defective devices. We observed distinct phase shifts in the SWs of both bridging and open drain defective devices and no significant phase variation in the SWs of the defect-free devices. Moreover, the procimity of the test point to the defect site and its output state determined the frequency components that were affected. Both of these effects supported our expectation that the defect causes regional signal variations in the defective device.
The global effects of process tolerances were best illustrated in the magnitude SWs of nonsensitized test points and in the time domain SWs of sensitized test points. We observed similar variations in the magnitude SWs of defect-free devices across all test points. We also noted a definite correlation between the amount of variation due to changes in propagation delay and the length of the sensitized path in the time domain SWs of defect-free devices. Both of these effects supported our expectation that process tolerance effects cause global signal variations that are proportional in all test point signals.
We are currently conducting a set of modeling experiments in order to characterize each of the coupling mechanisms, namely, the power supply, internodal, well and substrate. Based on the c432 experiments, we expect that the power supply is the predominant signal coupling mechanism and that measuring voltage transients directly on the supply rails would both increase the sensitivity of the test and reduce the number of test points required. The information obtained from the modeling experiments will help us determine the number and position of the test points and subsequently, the number and type of test vectors necessary to achieve a given fault coverage and quality level improvement factor. The detection capability of the method to other types of catastrophic and parametric defects is also under investigation as well as a statistical methodology based on cross correlation that will automatically distinguish between variations caused by process tolerances and those cause by defects.
